

LTC1502-3.3

Single Cell to 3.3V Regulated Charge Pump DC/DC Converter

- **Input Voltage Range: 0.9V to 1.8V**
- **0.9V Guaranteed Start-Up Voltage**
- **Regulated Output Voltage:** $3.3V \pm 4\%$
- Output Current: 10mA ($V_{IN} \geq 1V$)
- **No Inductors**
- **Shutdown Disconnects Load from V_{IN}**
- Low Operating Current: 40uA
- Low Shutdown Current: 5µA
- Short-Circuit and Overtemperature Protected
- **Application Circuit Fits in <0.125in² PCB Area**
- Available in 8-Pin MSOP and SO Packages

APPLICATIONS

- Pagers
- Battery Backup Supplies
- Portable Electronic Equipment
- Handheld Medical Instruments
- Glucose Meters

FEATURES DESCRIPTIO ^U

The LTC® 1502-3.3 is a quadrupler charge pump DC/DC converter that produces a regulated 3.3V output from a single alkaline cell input. It requires only five small external capacitors—no inductors are required. Low supply current (40µA typical, 5µA in shutdown) and minimal external components make the LTC1502-3.3 ideal for space and power conscious single-cell applications. The total printed circuit board area of the circuit shown below is less than 0.125in2.

Forcing the C1–/SHDN pin low through an external resistive pull-down puts the part into shutdown mode. During shutdown, the internal oscillator is stopped and the load is disconnected from V_{IN} . An internal pull-up current on the C1–/SHDN pin forces the part back into normal operation once the pull-down resistance is removed.

The LTC1502-3.3 is short-circuit protected and survives an indefinite V_{OIII} short to ground. The LTC1502-3.3 is available in 8-pin MSOP and SO packages.

 $\overline{\mathcal{A}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Single Cell to 3.3V DC/DC Converter

Output Voltage vs Input Voltage

1

ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION

Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ \text{C}$. V_{IN} = 0.9V to 1.8V, $C1$ = $C3$ = $1 \mu F$, C_{IN} = $C2$ = C_{OUT} = $10 \mu F$ unless otherwise specified.

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Start-up testing is done with a 100kΩ equivalent load on V_{OUT}. **Note 3:** Currents flowing into the device are positive polarity. Currents flowing out of the device are negative polarity.

Note 4: Commercial grade specifications are guaranteed over the 0°C to 70°C operating temperature range. In addition, commercial grade specifications are assured over the -40° C to 85°C operating temperature range by design, characterization and correlation with statistical process controls. Industrial grade specifications are guaranteed and tested over the –40°C to 85°C operating temperature range.

TYPICAL PERFORMANCE CHARACTERISTICS

Maximum Start-Up Load Current vs Input Voltage

100 T_A = 25°C $\rm V_{\rm OUT}$ = 3.3V $V_{IN} = 1V$ 80 $V_{IN} = 1.25V$ EFFICIENCY (%) EFFICIENCY (%) 60 $V_{IN} = 1.5V$ $V_{IN} = 1.8V$ 40 20 0
0.01 100 0.1 1 10 OUTPUT CURRENT (mA) 1502-3.3 G05

Efficiency vs Output Current

Load Transient Response

Calculated Battery Life, Battery = 2400mA • Hr AA Cell

Shutdown Waveforms (See Figure 1)

PIN FUNCTIONS U UU

C2 (Pin 1): Charge Pump 1 (CP1) Output. This pin also serves as the input supply for charge pump 2 (CP2). To ensure proper start-up, the C2 pin must not be externally loaded. Bypass the C2 pin with $a \ge 10\mu$ F low ESR capacitor to ground.

C1+ (Pin 2): Charge Pump 1 Flying Capacitor Positive Terminal.

C1–/SHDN (Pin 3): Charge Pump 1 Flying Capacitor Negative Terminal and Shutdown Input. Pulling this pin to ground through a \approx 100 Ω resistor will put the part into shutdown mode. With a high resistance pull-down FET, the series resistor may be eliminated. The external pulldown device must be high impedance for normal operation (see Applications Information). Peak voltage present on this pin is approximately equal to V_{IN} .

GND (Pin 4): Ground. Connect to a ground plane for best performance.

V_{IN} (Pin 5): Input Supply Voltage. Bypass V_{IN} with a \geq 10µF low ESR capacitor to ground.

C3– (Pin 6): Charge Pump 2 (CP2) Flying Capacitor Negative Terminal.

C3+ (Pin 7): Charge Pump 2 Flying Capacitor Positive **Terminal**

V_{OUT} (Pin 8): 3.3V Regulated Output Voltage. V_{OUT} is disconnected from V_{IN} during shutdown. Bypass V_{OUT} with $a \geq 10$ _uF low ESR capacitor to ground.

BLOCK DIAGRAM

TEST CIRCUIT

APPLICATIONS INFORMATION U W U U

Regulator Operation

The LTC1502-3.3 uses a quadrupler charge pump DC/DC converter to produce a boosted output voltage. The quadrupler charge pump consists of two voltage doubler charge pumps (CP1 and CP2 on the Block Diagram) cascaded in series. CP1 doubles the input voltage V_{IN} and the CP1 output voltage is stored on external capacitor C2. The C2 pin also serves as the input for doubler CP2 whose output is stored on the output capacitor C_{OUT} . Each doubler is controlled by a two-phase clock which is generated in the Timing Control circuit. On phase one of the clock, the flying capacitors C1 and C3 are charged to their respective input voltages. On phase two each charged flying capacitor is stacked on top of the input voltage and discharged through an internal switch onto its respective output. This sequence of charging and discharging the CP1 and CP2 flying capacitors continues at the free running oscillator frequency (500kHz typ) until the output is in regulation.

Regulation is achieved by comparing the divided down output voltage to a fixed voltage reference. The charge pump clocks are disabled when the output voltage is above the desired regulation point set by COMP1. When the output has dropped below the lower trip point of COMP1, the charge pump clocks are turned back on until V_{OUT} is boosted back into regulation.

Enhanced Start-Up

Enhanced start-up capability is provided by the COMP2 circuitry. COMP2 compares the divided down C2 voltage to the input voltage V_{IN} . The COMP2 output disables the output charge pump CP2 whenever the divided C2 voltage is lower than V_{IN} . The CP2 output is thereby forced into a high impedance state until the voltage on C2 has been raised above V_{IN} (the C2 pin should not be loaded for proper start-up). This allows a higher internal gate drive voltage to be generated (from the C2 pin) before the output (V_{OUT}) is connected to a load. Hysteresis in COMP2 forces CP2 to be turned ON and OFF while C_{OUT} is charging up to prevent a lockup condition if C2 droops too low during start-up. By the time the output nears the regulation point, the C2 voltage is well above the lower trip point of COMP2 and CP2 will remain enabled. This method of disabling the output charge pump while an internal boosted gate drive supply is developed allows the part to start up at low voltages with a larger output current load than would otherwise be possible.

Shutdown

Shutdown is implemented using an external pull-down device on the C1–/SHDN pin. The recommended external pull-down device is an open-drain FET with resistive current limiting (see Figure 1). The pull-down device must sink up to 300µA and pull down below 0.2V to ensure proper shutdown operation, however, the actual series resistance is not critical. The pull-down device must also go into a Hi-Z state for the LTC1502-3.3 to become active.

The timing control circuitry forces the CP1 switches into a high impedance state every 16 clock cycles. The Hi-Z duration is equal to one clock cycle. At the end of the Hi-Z time interval, the voltage on the C1–/SHDN pin is sampled. If the C1⁻/SHDN pin has been pulled to a logic low state, the part will go into shutdown mode. When the pull-down device is disabled, an internal pull-up current

APPLICATIONS INFORMATION U W U U

Figure 1. Pull-Down Circuitry for Shutdown

will force a logic high on the C1–/SHDN pin and put the part back into active mode. If no external pull-down is present during the Hi-Z interval, the internal pull-up current will maintain a logic high on the $C1$ ⁻/ $\overline{\text{SHDN}}$ pin thereby keeping the part in active mode.

The shutdown feature can be used to prevent charge pump switching during noise sensitive intervals. Since the charge pump oscillator is disabled during shutdown, output switching noise can be eliminated while the external pull-down is active. The LTC1502-3.3 takes between 20µs and 50µs to switch from shutdown to active mode once the pull-down device has been turned off (assuming a 100pF external capacitance to GND on the C1–/SHDN pin). A 100k pull-up resistor from V_{IN} to C1⁻/SHDN will speed up this transition by a factor of five at the expense of 10µA or so of additional shutdown current. To maintain regulation, a sufficiently large output capacitor must be used to prevent excessive V_{OUT} droop while the charge pump is in shutdown. Also, there must be adequate time for the charge pump to recharge the output capacitor while the part is active. In other words, the average load current must be low enough for the LTC1502-3.3 to maintain a 3.3V output while the part is active.

Capacitor Selection

For best performance, it is recommended that low ESR capacitors be used for C_{IN} , C2 and C_{OUT} to reduce noise and ripple. The C_{IN} , C2 and C_{OUT} capacitors should be either ceramic or tantalum and should be 10µF or greater. If the input source impedance is very low $(0.5Ω)$, C_{IN} may not be needed. Ceramic capacitors are recommended for the flying capacitors C1 and C3 with values of 0.47µF to 2.2µF. Smaller values may be used in low output current applications (e.g., I_{OUT} < 1mA).

Output Ripple

Normal LTC1502-3.3 operation produces voltage ripple on the V_{OUT} pin. Output voltage ripple is required for regulation. Low frequency ripple exists due to the hysteresis in the sense comparator and propagation delays in the charge pump enable/disable circuits. High frequency ripple is also present mainly from the ESR (equivalent series resistance) in the output capacitor. Typical output ripple (V_{IN} = 1.25V) under maximum load is 50mV peak-to-peak with a low ESR 10µF output capacitor.

The magnitude of the ripple voltage depends on several factors. High input voltages increase the output ripple since more charge is delivered to C_{OUT} per charging cycle. Large output current load and/or a small output capacitor (<10µF) results in higher ripple due to higher output voltage dV/dt. High ESR capacitors (ESR > $0.5Ω$) on the output pin cause high frequency voltage spikes on V_{OUT} with every clock cycle.

There are several ways to reduce the output voltage ripple. A larger $C_{\Omega I}$ capacitor (22µF or greater) will reduce both the low and high frequency ripple due to the lower C_{OUT} charging and discharging dV/dt and the lower ESR typically found with higher value (larger case size) capacitors. A low ESR ceramic output capacitor will minimize the high frequency ripple, but will not reduce the low frequency ripple unless a high capacitance value is chosen. A reasonable compromise is to use a 10µF to 22µF tantalum capacitor in parallel with a 1µF to 3.3µF ceramic capacitor on V_{OUT} to reduce both the low and high frequency ripple. An RC filter may also be used to reduce high frequency voltage spikes (see Figure 2).

APPLICATIONS INFORMATION U W U U

Short-Circuit Protection

When the output is shorted to ground, the LTC1502-3.3 will continuously charge the C2 capacitor up to approximately 1.4 times V_{IN} , and then discharge C2 into the shorted output. Since the discharging of C2 into V_{OUT} will bring the C2 voltage below the COMP2 start-up comparator trip voltage, the output charge pump will be forced Hi-Z while C2 charges up again. Hence, the internal charge pump gate drive voltage is limited to $(1.4)(V_{IN(MAX)})$ on the C2 pin, and no continuous current is supplied to V_{OUT} . The resulting output short-circuit current is limited to under 20mA (typ) thereby allowing the LTC1502-3.3 to endure an indefinite output short circuit without damage. When the short is removed, the part will start up, and operate normally.

PACKAGE DESCRIPTION

UDimensions in inches (millimeters) unless otherwise noted.

MS8 Package 8-Lead Plastic MSOP (LTC DWG # 05-08-1660)

7

DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS, MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

TYPICAL APPLICATIONS U

Single Cell to 3.3V DC/DC Converter with Shutdown

RELATED PARTS

 15023f LT/TP 0899 4K • PRINTED IN USA D LINEAR TECHNOLOGY CORPORATION 1999